RFR(S): Vector Carry-less Multiplication support

Rukmannagari, Shravya shravya.rukmannagari at intel.com
Thu Mar 22 19:11:54 UTC 2018

Hi everyone,

As per "Intel Architecture Instruction Set Extensions and Future Features Programming Reference" manual [1], vector carry-less multiplication (vpclmulqdq) instruction will be supported in future Intel ISA. I have updated the CRC32 algorithm to take advantage of this instruction. I have tested with Intel SDE [2] to confirm encoding and semantics are correctly implemented. Please take a look and let me know if you have any questions or comments.



[1] https://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf
[2] https://software.intel.com/en-us/articles/intel-software-development-emulator
[3] https://bugs.openjdk.java.net/browse/JDK-8200067

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.openjdk.java.net/pipermail/hotspot-compiler-dev/attachments/20180322/08b0edfb/attachment.html>

More information about the hotspot-compiler-dev mailing list